Abstract. In [6], we introduced the notion of minor-embedding in adiabatic quantum optimization. A minor-embedding of a graph G in a quantum hardware graph U is a subgraph of U such that G can be obtained from it by contracting edges. In this paper, we describe the intertwined adiabatic quantum architecture design problem, which is to construct a hardware graph U that satisfies all known physical constraints and, at the same time, permits an efficient minor-embedding algorithm. We illustrate an optimal complete-graph-minor hardware graph. Given a family F of graphs, a (host) graph U is called F-minor-universal if for each graph G in F, U contains a minor-embedding of G. The problem for designing a F-minor-universal hardware graph Usparse in which F consists of a family of sparse graphs (e.g., bounded degree graphs) is open.
Introduction
We introduced the notion of minor-embedding in adiabatic quantum optimization in [6] . In particular, we showed that the NP-hard quadratic unconstrained binary optimization problem on a graph G can be solved in an adiabatic quantum computer that implements the spin-1/2 Ising Hamiltonian, by reduction through minor-embedding of G in the quantum hardware graph U . We proved the correctness of the minor-embedding reduction and solved a related parameter setting problem in [6] . In this paper, we discuss the intertwined adiabatic quantum architecture design problem, which is to construct a hardware graph U that satisfies all known physical constraints and, at the same time, permits an efficient minor-embedding algorithm.
This paper is organized as follows. In Section 2, we review adiabatic quantum computation, and describe an adiabatic quantum architecture that is implemented with superconducting devices and the imposing physical constraints. In Section 3, we recall the minor-embedding in AQC. In Section 4, we describe an optimal complete-graph minor hardware graph. In Section 5, we discuss the open problem for designing sparse-graph minor universal hardware graphs and the related work in literature.
Adiabatic Quantum Optimization and Adiabatic Quantum
Hardware Graph
Adiabatic quantum computation (AQC) was proposed by Farhi et al. [10, 11] in 2000 as an alternative quantum paradigm to solve NP-hard optimization problems, which are believed to be classically intractable. Later, it was shown by Aharonov et al. [1] that AQC is not just limited to optimization problems, and is polynomially equivalent to conventional quantum computation (quantum circuit model). In this paper, we will focus on quantum adiabatic optimization, in which the final Hamiltonian is a diagonal matrix in the computational basis. In particular, we restrict to a subclass of Hamiltonians, known as Ising Hamiltonians:
where V(G) (E(G) resp.) is the vertex set (edge set resp.) of G, h i , J ij ∈ R, and
. . ⊗ I (the Pauli matrix σ z is in the ith position), similarly for σ z i σ z j . The eigenvalues and the corresponding eigenstates of H Ising are encoded in the following energy function:
where s i ∈ {−1, +1}, called a spin. In particular, the smallest eigenvalue of H Ising corresponding to the minimum of E, and arg min E corresponds to its eigenvector (called ground state) of H Ising . Hereafter, we refer the problem of finding the minimum energy of the Ising model or equivalently the ground state of Ising Hamiltonian as the Ising problem.
Adiabatic Quantum Algorithm
An adiabatic quantum algorithm is described by a system Hamiltonian 
Here T is the running time of the algorithm. According to the adiabatic theorem, if H(t) evolves "slowly" enough, or equivalently, if T is large enough, which is determined by the minimum spectral gap (the difference between the two lowest energy levels) of the system Hamiltonian, the system remains at the ground state of H(t), and consequently, ground state of H(T ) = H final gives the solution to the problem. Therefore, if we set H final to be H Ising , H(.) is an adiabatic algorithm for the Ising problem. In physics,
is known as the Ising model in a transverse field.
Superconducting Architecture for AQC
A scalable superconducting architecture for adiabatic quantum computation that implements the Hamiltonian of Ising model in a transverse field was initially proposed by Kaminsky et al. [14] . D-Wave Systems Inc. [9] is building such a superconducting quantum processor. In particular, the quantum architecture is based on superconducting flux qubits connected via tunable coupling devices. See Figure 1 (a) for the schematic of physical qubit-coupler-qubit, and [12] for its design and experimental results. An example hardware graph of 28 qubits [7] . Each qubit is coupled with exactly 3 other qubits.
Topologically, an adiabatic quantum hardware architecture can be viewed as an undirected graph U with weighted vertices and weighted edges. See Figure 1(b) for an example. Let U denote the quantum hardware graph. Each vertex i ∈ V(U ) corresponds to a qubit, and each edge ij ∈ E(U ) corresponds to a coupler between qubit i and qubit j. In the following, we will use qubit and vertex, and coupler and edge interchangeably when there is no confusion. There are two weights, h i (called the qubit bias) and ∆ i (called the tunneling amplitude), associated with each qubit i. There is a weight J ij (called the coupler strength) associated with each coupler ij. In general, these weights are functions of time, i.e., they vary over time, e.g., h i (t).
Physical Constraints
There are some known physical constraints on the quantum hardware graph (superconductor based design). In particular, there is a degree-constraint in that each qubit can have at most a constant number of couplers. The coupler (or edge) length can not be "too long" (that is, all neighbor qubits are within a bounded distance). Note that the wire of a qubit can be "stretched". The shape of each qubit does not need to be a small circle. In other words, an adiabatic quantum hardware graph is a bounded-degree, edge-length bounded geometric graph (or known as layout). Notice that crossing is allowed (i.e., it can be a non-planar graph). G emb of a graph G in the hardware graph U is a subgraph of U such that G emb is an "expansion" of G by replacing each vertex of G with a (connected) subtree of U , or equivalently, G can be obtained from G emb by contracting edges (same color in Figure 2 ). In graph theory, G is called a (graph) minor of U . (see for example [8] ). We now formally define minor-embedding.
Definition 1. Let U be a fixed hardware graph. Given G, the minor-embedding of G is defined by
Given G, if φ exists, we say that G is embeddable in U . When φ is clear from the context, we denote the minor-embedding φ(G) of G by G emb 1 .
See Figure 2 for an example. In particular, there are two special cases of minor-embedding:
-Subgraph-embedding: Each T i consists of a single vertex in U . That is, G is isomorphic to G emb (a subgraph of U ). -Topological-minor-embedding: Each T i is a chain (or path) of vertices in U .
Remark: The embedding in [13, 14] is the topological-minor embedding.
In [6] , we have shown that the NP-hard quadratic unconstrained binary optimization problem [4, 5] (which is equivalent to the Ising problem) on a graph G can be solved in an adiabatic quantum computer that implements the spin-1/2 Ising Hamiltonian, by reduction through minor-embedding of G in the quantum hardware graph U . By reduction through minor-embedding, we mean that one can reduce the original Ising Hamiltonian on the input graph G to the embedded Ising Hamiltonian H emb on its minor-embedding G emb , i.e., the solution to the embedded Ising Hamiltonian gives rise to the solution to the original Ising Hamiltonian. We proved the correctness of the minor-embedding reduction. There are two components to the reduction: embedding and parameter setting. The embedding problem is to find a minor-embedding G emb of a graph G in U . The parameter setting problem is to set the corresponding parameters, qubit bias and coupler strengths, of the embedded Ising Hamiltonian. In [6] , we solved the parameter setting problem. The embedding problem, though, is dependent on the hardware graph design problem discussed in the following sections.
TRIAD: Optimal Hardware Graph for Embedding Complete
Graph K n
In this section, we describe a K n -minor hardware graph, where K n is a complete graph of n vertices. A triangular layout of a K n -minor graph [18] , called TRIAD, is shown in Figure 3 . 
Construction of TRIAD
The idea behind the construction of TRIAD is to map each vertex of K n to a chain of n − 1 "virtual" vertices. The inductive construction is illustrated in Figure 4 . where each vertex is represented by a chain of two (which is the degree) virtual vertices. To construct the layout of K4 from K3: extend each chain in the north-east direction by one new virtual vertex; place a chain of three virtual vertices for vertex 4 accordingly to achieve the needed adjacency. Inductively, we construct Kn from Kn−1.
Decomposition of TRIAD
Suppose the available degree (the number of allowed couplers) of a physical qubit is d. The idea is to chop the n − 1 virtual vertices into n−3 d−2 physical qubits 2 . For example, suppose n = 8 and d = 6, then it will require two physical qubits: we "chop" the chain of 7 virtual vertices into two physical qubits: one consists of 3 virtual vertices and the other consists of 4 virtual vertices. See Figure 5 (a) for the illustration. The result of such a chopping is a decomposition of K n . Alternatively, we can view a complete graph K n as a combination (disjoint union) of two complete subgraphs of K n 2 and a complete bipartite graph of
. Inductively, a complete graph K n (assume n = 2 ck ) can be represented as a partition of complete graph K c 's and complete bipartite graph K c,c 's, as illustrated in Figure 5 (b). Notice that K c is a minor of K c,c . For example, if d = 6, one can thus use K 4,4 as the basic unit for building TRIAD. By construction, it is easy to see that TRIAD is optimized for embedding a complete graph K n . Each logical qubit (vertex) of K n requires at least n−3 d−2 physical qubits. That is, the hardware graph needs to have Ω(n 2 /d) physical qubits.
In short, TRIAD satisfies all known physical constraints and admits a simple and efficient embedding (as illustrated in Figure 3 ) of K n , which thus allows for embedding any graph of n vertices efficiently. Since qubits and couplers are scarce, we are interested in designing a sparse-graph-minor hardware graph. 5 Adiabatic Quantum Architecture U sparse Design Problem First, we introduce the terminology of minor-universal graph.
Definition 2. Given a family F of graphs, a (host) graph U is called F-minoruniversal if for any graph G ∈ F, there exists a minor-embedding of G in U .
Let F consist of a set of sparse graphs (e.g., bounded degree graphs). It is also desirable that these sparse graphs are the underlying graphs of some classically hard instances. We are interested in designing a F-minor-universal graph U sparse that is as small as possible (in terms of number of qubits and number of couplers ) subject to both physical constraints and embedding constraint. That is, it satisfies all known physical constraints and, at the same time, a minor-embedding can be efficiently computed.
Related Work and Discussion
The name "minor-universal" was naturally adopted from the "universal graph". There are many studies on the construction of an universal graph (which is a special case of a minor-universal graph), see [2] and references therein. Many of these work are based on the expanders which seem to have the desired properties -sparse and yet highly connected. However, to the best of our knowledge, all the current known explicitly constructable expanders are topological graphs and require long edge lengths, while what we need is a geometric expander.
Minors are well-studied in graph theory, see for example [8] . Given a fixed graph G, there are algorithms that find a minor-embedding of G in U in polynomial time of size of U , from the pioneering O(|V(U )| 3 ) time algorithm by Robertson and Seymour [17] to the recent nearly linear time algorithm of B. Reed. However, it is worthwhile to reiterate that these algorithms are for fixed G, and their running times are exponential in the size of G. Here the minor-embedding problem is to find a minor-embedding of G (for any given G) while fixing U . To the best of our knowledge, the only known work related to our minor-embedding problem was by Kleinberg and Rubinfeld [15] , in which they showed that there is a randomized polynomial algorithm, based on a random walk, to find a minorembedding in a given degree-bounded expander. However, as discussed above, the known expanders do not satisfy the physical constraints required.
Our embedding problem might appear similar to the embedding problem from parallel architecture studies. However, besides the different physical constraints for the design of architectures, the requirements are very different. In particular, in our embedding problem, we do not allow for load > 1, which is the maximum number of logical qubits mapped to a single physical qubit. Also, we require dilation, which is the maximum number of stretched edges (through other qubits), to be exactly 1. However, all of the existing research on embedding problems for parallel processors [19] , at least one of the conditions is violated (namely either load > 1 or dilation > 1).
We remark that the treewidth of U sparse needs to necessarily large (ω(log n)) for otherwise the dynamic programming over the tree-decomposition of U sparse would be able to solve the problem in O(exp(tw(U sparse ))) time (while polynomial in the size of the input size) [3] , once the embedding is given. For the quantum circuit model, it was shown by Markov & Shi [16] that a quantum circuit with n gates whose underlying graph has treewidth tw can be simulated in O(poly(n)exp(tw)) time.
How does a minor-embedding affect the efficiency of an adiabatic algorithm? and how do we measure the goodness of an embedding? These problems in turn relate to the running time or complexity of quantum adiabatic algorithms. Recall that according to the adiabatic theorem, the running time of an adiabatic algorithm depends on the minimum spectral gap of the system Hamiltonian, which however is in general difficult to compute analytically. In order to address the time complexity of an adiabatic algorithm, one will also need to specify the initial Hamiltonian. The effect of the embedding and its consequential initial Hamiltonian on the complexity of an adiabatic algorithm remains to be investigated.
